

128K x8 bit Low Power CMOS Static RAM

FEATURES

- Process Technology : 0.6 μ m CMOS
- Organization : 128Kx8
- Power Supply Voltage : Single 5.0V ; 10%
- Low Data Retention Voltage : 2V(Min)
- Three state output and TTL Compatible
- Package Type : JEDEC Standard
32-DIP, 32-SOP, 32-TSOP I R/F


GENERAL DESCRIPTION

The KM681000B family is fabricated by SAMSUNG's advanced CMOS process technology. The family can support various operating temperature ranges and have various package types for user flexibility of system design. The family also support low data retention voltage for battery back-up operation with low data retention current.


PRODUCT FAMILY

Product Family	Operating Temperature	Speed	PKG Type	Power Dissipation	
				Standby (I _{SB1} , Max)	Operating (I _{CC2})
KM681000BL KM681000BL-L	Commercial(0~7;)	55/70ns	32-DIP,32-SOP 32-TSOP I R/F	100 μ s, 20 μ s	70mA
KM681000BLE KM681000BLE-L	Extended(-25~85;)	70/100ns	32-SOP 32-TSOP I R/F	100 μ s, 50 μ s	
KM681000BLI KM681000BLI-L	Industrial(-40~85;)	70/100ns	32-SOP 32-TSOP I R/F	100 μ s, 50 μ s	

PIN DESCRIPTION



FUNCTIONAL BLOCK DIAGRAM



Name	Function
A ₀ ~A ₁₆	Address Inputs
\overline{WE}	Write Enable Input
$\overline{CS1}, CS2$	Chip Select Inputs
\overline{OE}	Output Enable Input
I/O ₁ ~I/O ₁₈	Data Inputs/Outputs
V _{CC}	Power
V _{SS}	Ground
N.C	No Connection


PRODUCT LIST & ORDERING INFORMATION

PRODUCT LIST

Commercial Temp Product (0~70;)		Extended Temp Products (-25~85;)		Industrial Temp Products (-40~85;)	
Part Name	Function	Part Name	Function	Part Name	Function
KM681000BLP-5	32-DIP,55ns,L-pwr	KM681000BLGE-7	32-SOP,70ns,L-pwr	KM681000BLGI-7	32-SOP,70ns,L-pwr
KM681000BLP-5L	32-DIP,55ns,LL-pwr	KM681000BLGE-7L	32-SOP,70ns,LL-pwr	KM681000BLGI-7L	32-SOP,70ns,LL-pwr
KM681000BLP-7	32-DIP,70ns,L-pwr	KM681000BLGE-10	32-SOP,100ns,L-pwr	KM681000BLGI-10	32-SOP,100ns,L-pwr
KM681000BLP-7L	32-DIP,70ns,LL-pwr	KM681000BLGE-10L	32-SOP,100ns,LL-pwr	KM681000BLGI-10L	32-SOP,100ns,LL-pwr
KM681000BLG-5	32-SOP,55ns,L-pwr	KM681000BLTE-7	32-TSOP F,70ns,L-pwr	KM681000BLTI-7	32-TSOP F,70ns,L-pwr
KM681000BLG-5L	32-SOP,55ns,LL-pwr	KM681000BLTE-7L	32-TSOP F,70ns,LL-pwr	KM681000BLTI-7L	32-TSOP F,70ns,LL-pwr
KM681000BLG-7	32-SOP,70ns,L-pwr	KM681000BLTE-10	32-TSOP F,100ns,L-pwr	KM681000BLTI-10	32-TSOP F,100ns,L-pwr
KM681000BLG-7L	32-SOP,70ns,LL-pwr	KM681000BLTE-10L	32-TSOP F,100ns,LL-pwr	KM681000BLTI-10L	32-TSOP F,100ns,LL-pwr
KM681000BLT-5	32-TSOP F,55ns,L-pwr	KM681000BLRE-7	32-TSOP R,70ns,L-pwr	KM681000BLRI-7	32-TSOP R,70ns,L-pwr
KM681000BLT-5L	32-TSOP F,55ns,LL-pwr	KM681000BLRE-7L	32-TSOP R,70ns,LL-pwr	KM681000BLRI-7L	32-TSOP R,70ns,LL-pwr
KM681000BLT-7	32-TSOP F,70ns,L-pwr	KM681000BLRE-10	32-TSOP R,100ns,L-pwr	KM681000BLRI-10	32-TSOP R,100ns,L-pwr
KM681000BLT-7L	32-TSOP F,70ns,LL-pwr	KM681000BLRE-10L	32-TSOP R,100ns,LL-pwr	KM681000BLRI-10L	32-TSOP R,100ns,LL-pwr
KM681000BLR-5	32-TSOP R,55ns,L-pwr				
KM681000BLR-5L	32-TSOP R,55ns,LL-pwr				
KM681000BLR-7	32-TSOP R,70ns,L-pwr				
KM681000BLR-7L	32-TSOP R,70ns,LL-pwr				

ORDERING INFORMATION

KM6 8 X 1000 B X X X - XX X



ABSOLUTE MAXIMUM RATINGS*

Item	Symbol	Ratings	Unit	Remark
Voltage on any pin relative to Vss	V _{IN} ,V _{OUT}	-0.5 to 7.0	V	-
Voltage on Vcc supply relative to Vss	V _{CC}	-0.5 to 7.0	V	-
Power Dissipation	P _D	1.0	W	-
Storage temperature	T _{STG}	-65 to 150	°C	-
Operating Temperature	T _A	0 to 70	°C	KM681000BL/L-L
		-25 to 85	°C	KM681000BLE/LE-L
		-40 to 85	°C	KM681000BLI/LI-L
Soldering temperature and time	T _{SOLDER}	260°C, 10sec (Lead Only)	-	-

* Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

RECOMMENDED DC OPERATING CONDITIONS

Item	Symbol	Min	Typ**	Max	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.2	-	V _{CC} +0.5	V
Input low voltage	V _{IL}	-0.5***	-	0.8	V

1) Commercial Product : T_A=0 to 70°C, unless otherwise specified

2) Extended Product : T_A=-25 to 85°C, unless otherwise specified

3) Industrial Product : T_A=-40 to 85°C, unless otherwise specified

** T_A=25°C

*** V_{IL}(min)=-3.0V for t_p < 50ns pulse width

CAPACITANCE* (f=1MHz, T_A=25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{in} =0V	-	6	pF
Input/Output capacitance	C _{IO}	V _{io} =0V	-	8	pF

* Capacitance is sampled not 100% tested

DC AND OPERATING CHARACTERISTICS

Item	Symbol	Test Conditions*	Mi	Typ**	Max	Unit	
Input leakage current	I _{LI}	V _{IN} =V _{SS} to V _{CC}	-1	-	1	§ ₃	
Output leakage current	I _{LO}	$\overline{CS}_1=V_{IH}$ or $CS_2=V_{IL}$ or $\overline{WE}=V_{IL}$, V _{IO} =V _{SS} to V _{CC}	-1	-	1	§ ₃	
Operating power supply current	I _{CC}	$\overline{CS}_1=V_{IL}$, CS ₂ =V _{IH} , V _{IN} =V _{IH} or V _{IL} , I _{IO} =0mA	-	7	15**	mA	
Average operating current	I _{CC1}	Cycle time=1§` 100% duty $\overline{CS}_1 \uparrow 0.2V$, CS ₂ \uparrow V _{CC} -0.2V	-	-	10***	mA	
	I _{CC2}	I _{IO} =0mA $\overline{CS}_1=V_{IL}$, CS ₂ =V _{IH} Min cycle, 100% duty	-	-	70	mA	
Output low voltage	V _{OL}	I _{OL} =2.1mA	-	-	0.4	V	
Output high voltage	V _{OH}	I _{OH} =-1.0mA	2.4	-	-	V	
Standby Current(TTL)	I _{SB}	$\overline{CS}_1=V_{IH}$, CS ₂ =V _{IL}	-	-	3	mA	
Standby Current (CMOS)	KM681000BL KM681000BL-L	I _{SB1} $\overline{CS}_1 \uparrow V_{CC}-0.2V$ CS ₂ \uparrow V _{CC} -0.2V or CS ₂ \uparrow 0.2V Other input=0~V _{CC}	L (Low Power)	-	-	100	§ ₃
			LL (Low Low Power)	-	-	20	§ ₃
	KM681000BLE KM681000BLE-L		L (Low Power)	-	-	100	§ ₃
			LL (Low Low Power)	-	-	50	§ ₃
	KM681000BLI KM681000BLI-L		L (Low Power)	-	-	100	§ ₃
			LL (Low Low Power)	-	-	50	§ ₃

* 1) Commercial Product : T_A=0 to 70; , V_{CC}=5.0V; 10%, unless otherwise specified

2) Extended Product : T_A=-25 to 85; , V_{CC}=5.0V; 10%, unless otherwise specified

2) Industrial Product : T_A=-40 to 85; , V_{CC}=5.0V; 10%, unless otherwise specified

** 20mA for Extended and Industrial Products


*** 15mA for Extended and Industrial Products

A.C CHARACTERISTICS

TEST CONDITIONS(1.Test Load and Test Input/Output Reference)*

Item	Value	Remark
Input pulse level	0.8 to 2.4V	-
Input rising & falling time	5ns	-
input and output reference voltage	1.5V	-
Output load (See right)	C _L =100pF+1TTL	-

* See DC Operating conditions



* Including scope and jig capacitance

TEST CONDITIONS (2. Temperature and Vcc Conditions)

Product Family	Temperature	Power Supply(Vcc)	Speed Bin	Comments
KM681000BL/L-L	0~70 _i	5.0V _i 10%	55/70ns	Commercial
KM681000BLE/LE-L	-25~85 _i	5.0V _i 10%	70/100ns	Extended
KM681000BLI/LI-L	-40~85 _i	5.0V _i 10%	70/100ns	Industrial

PARAMETER LIST FOR EACH SPEED BIN

Parameter List		Symbol	Speed Bins						Units
			55ns		70ns		100ns		
			Min	Max	Min	Max	Min	Max	
Read	Read cycle time	t _{RC}	55	-	70	-	100	-	ns
	Address access time	t _{AA}	-	55	-	70	-	100	ns
	Chip select to output	t _{CO1,tCO2}	-	55	-	70	-	100	ns
	Output enable to valid output	t _{OE}	-	25	-	35	-	50	ns
	Chip select to low-Z output	t _{LZ1,tLZ2}	10	-	10	-	10	-	ns
	Output enable to low-Z output	t _{OLZ}	5	-	5	-	5	-	ns
	Chip disable to high-Z output	t _{HZ1,tHZ2}	0	20	0	25	0	30	ns
	Output disable to high-Z output	t _{OHZ}	0	20	0	25	0	30	ns
	Output hold from address change	t _{OH}	10	-	10	-	10	-	ns
Write	Write cycle time	t _{WC}	55	-	70	-	100	-	ns
	Chip select to end of write	t _{CW}	45	-	60	-	80	-	ns
	Address set-up time	t _{AS}	0	-	0	-	0	-	ns
	Address valid to end of write	t _{AW}	45	-	60	-	80	-	ns
	Write pulse width	t _{WP}	40	-	50	-	60	-	ns
	Write recovery time	t _{WR}	0	-	0	-	0	-	ns
	Write to output high-Z	t _{WHZ}	0	20	0	25	0	30	ns
	Data to write time overlap	t _{DW}	25	-	30	-	40	-	ns
	Data hold from write time	t _{DH}	0	-	0	-	0	-	ns
	End write to output low-Z	t _{OW}	5	-	5	-	5	-	ns


DATA RETENTION CHARACTERISTICS

Item	Symbol	Test Condition*	Min	Typ**	Max	Unit
Vcc for data retention	VDR	$\overline{CS}_1^{***} \wedge V_{cc}-0.2V$	2.0	-	5.5	V
Data retention current	IDR	$V_{cc}=3.0V$ $\overline{CS}_1 \wedge V_{cc}-0.2V$	L-Ver	1	50	ξ_s
			L-Ver	-	50	
L-Ver	-	50				
			LL-Ver	-	25	
Data retention set-up time	tRDR	See data retention waveform				0
Recovery time	tRDR		5	-	-	


* 1) Commercial Product : TA=0 to 70 μ , unless otherwise specified
 2) Extended Product : TA=-25 to 85 μ , unless otherwise specified
 2) Industrial Product : TA=-40 to 85 μ , unless otherwise specified
 ** TA=25 μ
 *** $\overline{CS}_1 \wedge V_{cc}-0.2V, \overline{CS}_2 \wedge V_{cc}-0.2V$ (\overline{CS}_1 controlled) or $\overline{CS}_2 \wedge 0.2V$ (\overline{CS}_2 controlled)

DATA RETENTION TIMING DIAGRAM

1) \overline{CS}_1 Controlled




2) \overline{CS}_2 controlled




TIMMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE (1) (Address Controlled)
 ($\overline{CS}_1 = \overline{OE} = V_{IL}$, $CS_2 = \overline{WE} = V_{IH}$)




TIMING WAVEFORM OF READ CYCLE (2) ($\overline{WE} = V_{IH}$)




NOTES (READ CYCLE)

1. t_{HZ} and t_{OHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
2. At any given temperature and voltage condition, $t_{HZ}(\max.)$ is less than $t_{LZ}(\min.)$ both for a given device and from device to device.


TIMING WAVEFORM OF WRITE CYCLE (1) \overline{WE} Controlled



TIMING WAVEFORM OF WRITE CYCLE (2) $\overline{CS1}$ Controlled



TIMING WAVEFORM OF WRITE CYCLE (2 \overline{CS}_2 Controlled)



NOTES (WRITE CYCLE)

1. A write occurs during the overlap of low \overline{CS}_1 , high CS_2 and low \overline{WE} . A write begins at the latest transition among \overline{CS}_1 going low, CS_2 going high and \overline{WE} going low. A write ends at the earliest transition among \overline{CS}_1 going high, CS_2 going low and \overline{WE} going high, t_{WP} is measured from the beginning or write to the end of write.
2. t_{CW} is measured from the later of \overline{CS}_1 going low or CS_2 going high to the end of write.
3. t_{AS} is measured from the address valid to the beginning of write.
4. t_{WR} is measured from the end of write to the address change. t_{WR1} applied in case a write ends at \overline{CS}_1 , or \overline{WE} going high, t_{WR2} applied in case a write ends at CS_2 going to low.

FUNCTIONAL DESCRIPTION


\overline{CS}_1	CS_2	\overline{WE}	\overline{OE}	Mode	I/O Pin	Current Mode
H	X	X	X	Power Down	High-Z	I_{SB}, I_{SB1}
X	L	X	X	Power Down	High-Z	I_{SB}, I_{SB1}
L	H	H	H	Output Disable	High-Z	I_{CC}
L	H	H	L	Read	Dout	I_{CC}
L	H	L	X	Write	Din	I_{CC}

* X means don't care


PACKAGE DIMENSIONS

Units :MillimeterS(Inches)

32 DUAL INLINE PACKAGE (600mil)




32 PLASTIC SMALL OUTLINE PACKAGE (525mil)



PACKAGE DIMENSIONS

Units : MillimeterS(Inches)

32 THIN SMALL OUTLINE PACKAGE TYPE I (0820F)



32 THIN SMALL OUTLINE PACKAGE TYPE I (0820R)

